



FIG. 2





FIG. 3



009231 21584260

**FIG. 4**

The diagram illustrates the internal structure of the Operator Kernel 135. It features a central block labeled "Operator Kernel 135" with several ports: "B port", "D port", "C port", "YR or XR port", "Clock port", "Controls", "YW port", "XW port", and "Flags". Above the kernel, three 16-bit buses are shown: "B,D,C buses" (16, 151, 16), "153" (16, 153, 16), and "155" (16, 155, 16). These buses connect to three 16-bit registers: 111, 113, and 115. Below the kernel, three 16-bit buses are shown: "145" (16, 145, 16), "147" (16, 147, 16), and "149" (16, 149, 16). The "YR or XR port" is connected to a 40-bit bus (40, 157, 40). The "Clock port" is connected to a clock signal "clk". The "Controls" port is connected to a "Clock Control" block (136). The "YW port" is connected to a 40-bit bus (40, 161, 40). The "XW port" is connected to a 40-bit bus (40, 163, 40). The "Flags" port is connected to a 2-bit bus (2, 165, 2). The "Inst Reg" (130) is connected to the "Controls" port and the "Clock Control" block. The "Decoder" (126) is connected to the "Inst Reg" and the "Clock Control" block. The "Clock Control" block (136) is connected to the "Clock port" and the "Inst Reg". The "Decoder" (126) is connected to the "Inst Reg" and the "Clock Control" block. The "Inst Reg" (130) is connected to the "Controls" port and the "Clock Control" block. The "Decoder" (126) is connected to the "Inst Reg" and the "Clock Control" block. The "Clock Control" block (136) is connected to the "Clock port" and the "Inst Reg".

**FIG. 5**

Block diagram of a hardware accelerator 100. The diagram shows a control logic section on the left and a main processing block 137 on the right.

**Control Logic:**

- Decoder 126:** Receives **HWinst** (8-bit), **HWStrobe**, and **HWError**. It outputs a 124-bit signal to the **Inst Reg** and a 134-bit signal to the **Clock Control**.
- Inst Reg 128:** Receives the 124-bit signal from the Decoder and outputs a 130-bit signal to the main processing block 137.
- Clock Control 136:** Receives **clk** and outputs a 136-bit signal to the **Inst Reg**.

**Main Processing Block 137 (Operator Kernel):**

- Inputs:**
  - B, D, C buses:** 16-bit each, connected to sub-blocks 111, 113, and 115.
  - B port:** 16-bit, connected to sub-block 111.
  - D port:** 16-bit, connected to sub-block 113.
  - C port:** 16-bit, connected to sub-block 115.
  - Clock port:** Connected to the 136-bit signal from the Clock Control.
  - Controls:** Connected to the 130-bit signal from the Inst Reg.
  - YW port:** 40-bit output.
  - XW port:** 40-bit output.
  - Flags:** 2-bit output.
- Outputs:**
  - ACyw:** Connected to the 40-bit YW port output.
  - ACxw:** Connected to the 40-bit XW port output.
  - ACxz, ACyz:** Connected to the 2-bit Flags output.

FIG. 6





FIG. 7



[illegible]

**FIG. 9**

The diagram illustrates the internal architecture of a digital signal processor. Key components and their interconnections are as follows:

- Decoder 126:** Receives **HWinst** (8-bit) and **HWStrobe** as inputs. It outputs **HWError** and a control signal **124** to the **Inst Reg**. It also receives a clock signal **clk** and a feedback signal **134** from the **Inst Reg**.
- Inst Reg 128:** Receives instruction data **130** from the **Operator Kernel** and outputs **124** to the **Decoder**. It also receives **clk** and **134**.
- Clock Control 136:** Receives **clk** and outputs a clock signal **117** to the **Inst Reg** and the **Operator Kernel**.
- Operator Kernel 145:** The central processing unit, which includes:
  - D port 113:** Receives data from **117** and outputs **147** to the **C port**.
  - C port 115:** Receives data from **147** and outputs **149** to the **Flag**.
  - Clock port:** Receives the clock signal **117**.
  - Controls:** Receives control signals from the **Inst Reg** and the **Decoder**.
  - YW port:** Receives data from the **Inst Reg** and outputs **161** to the **ACyw** output.
  - Flag:** Receives data from the **C port** and outputs **165** to the **ACyz** output.
- External Connections:**
  - ACyw** and **ACyz** are the primary outputs of the processor.
  - 161** and **165** are internal or external data paths originating from the **YW port** and **Flag**, respectively.

FIG. 10




FIG. 11




FIG. 12





FIG. 13




FIG. 14




FIG. 15




FIG. 16







Fig. 18



003321 21634250




Fig. 20





Fig. 21






Fig. 22







Fig. 24



*Fig. 23a*



*Fig. 23b*



*Fig. 23c*

